In this paper, we focus on achieving lower power for existing IPs and the importance of architecture level clock gating and EDA Tool inserted clock gating. Keywords—Low Power, Internet of Things, EDA, ...

which ensure glitchless clock propagation by gating the clock at low and high levels respectively. Figures 1(a) and 1(b) show the architecture standard integrated clock gating cell used widely in most ...