It involves lot of timing checks performed over sequential gates in the design, like setup hold timing etc. Clock Gating which is a deliberate power saving phenomenon functions to save dynamic power ...

For a design with instantiated integrated clock gating (ICG) cells to save power, the designer also needs to perform checks to make sure that test clocks are propagated correctly through various modes ...