The following are few major architectural low power techniques used. Clock Gating Architectural Clock Gating Dynamic Frequency Variation However, these low power techniques come at a cost of Speed, ...

This feature is a tool driven synthesis methodology. RTL clock gating reduces dynamic power consumption by causing inactive clocked elements to have clock gating logic automatically inserted. This ...