The utilized ECL standard cell library is implemented in an IHP 0.25 μm SiGe BiCMOS process. This proposed design methodology is designated for differential designs as well as for mixed CMOS/ECL, CMOS ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback