Also it provide the necessary pull/push information for clock logic while clock tree building. Clock Gate Aware Design Closure Algorithm follows: Based on the load on clock gating cells their negative ...