The L1 32 KB Instruction and L1 32 KB Data caches are two-cycle pipelined cache accesses ... Nation “Multicore Processor Cache and Subsystem Design for a High-Performance PowerPC Targeting Networking ...

The aim is to design 8-bit pipelined asynchronous processors ... internal instruction and data cache, interrupt processor, bridges, instructions with DSP capabilities etc. The complexity is further ...