Abstract: This paper proposes design of frame buffer for a digital image processor. This design is implemented on Virtex-6 Field Programmable Gate Array (FPGA). In this work, three classes of ...

To minimize these biases, a differential image reconstruction algorithm is used in the operational processor that reduces the contrast of the image to be retrieved. To do that, the contribution of a ...